Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
Timer8254_LP
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Model registry
Monitor
Incidents
Analyze
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Bourgoin Thomas
Timer8254_LP
Commits
fb3a65ff
Commit
fb3a65ff
authored
3 years ago
by
Milot Quentin
Browse files
Options
Downloads
Patches
Plain Diff
[MODIFIED] FSM Resets for working
parent
428f8add
Branches
Quentin
Branches containing commit
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
FSM_Reset_Compteur0.vhd
+29
-1
29 additions, 1 deletion
FSM_Reset_Compteur0.vhd
FSM_Reset_Dialogue_CPU.vhd
+28
-2
28 additions, 2 deletions
FSM_Reset_Dialogue_CPU.vhd
with
57 additions
and
3 deletions
FSM_Reset_Compteur0.vhd
+
29
−
1
View file @
fb3a65ff
...
...
@@ -4,12 +4,40 @@ use work.EtatResetPak.all;
ENTITY
FSM_Reset_Compteur0
IS
GENERIC
(
width
:
integer
:
=
16
);
PORT
();
PORT
(
R
:
OUT
std_logic
:
=
'Z'
;
Rd
,
clk
,
charge_d
:
IN
std_logic
);
END
FSM_Reset_Compteur0
;
ARCHITECTURE
Arch_FSM_Reset_Compteur0
OF
FSM_Reset_Compteur0
IS
SIGNAL
state_c
:
state_Res_Compt
:
=
init_Compt
;
SIGNAL
state_temp
:
state_Res_Compt
:
=
init_Compt
;
BEGIN
state_temp
<=
reset_Compt_state
WHEN
state_c
=
init_Compt
AND
(
charge_d
=
'1'
)
else
init_Compt
WHEN
state_c
=
init_Compt
else
init_Compt
WHEN
state_c
=
reset_Compt_state
AND
(
Rd
=
'0'
)
else
reset_Compt_state
WHEN
state_c
=
reset_Compt_state
AND
(
Rd
=
'1'
)
else
init_Compt
;
Attribution_etat
:
PROCESS
(
clk
)
BEGIN
if
(
clk
=
'1'
)
then
state_c
<=
state_temp
;
END
IF
;
END
PROCESS
;
Sortie_etat
:
PROCESS
(
state_c
,
Rd
)
BEGIN
case
state_c
is
WHEN
init_Compt
=>
R
<=
'0'
;
WHEN
reset_Compt_state
=>
R
<=
NOT
(
Rd
);
WHEN
Others
=>
NULL
;
END
CASE
;
END
PROCESS
;
END
Arch_FSM_Reset_Compteur0
;
\ No newline at end of file
This diff is collapsed.
Click to expand it.
FSM_Reset_Dialogue_CPU.vhd
+
28
−
2
View file @
fb3a65ff
...
...
@@ -3,13 +3,39 @@ USE ieee.std_logic_1164.ALL;
use
work
.
EtatResetPak
.
all
;
ENTITY
FSM_Reset_Dialogue_CPU
IS
GENERIC
(
width
:
integer
:
=
16
)
;
PORT
(
);
PORT
(
Rd
:
OUT
std_logic
:
=
'Z'
;
R
,
CS
:
IN
std_logic
);
END
FSM_Reset_Dialogue_CPU
;
ARCHITECTURE
Arch_FSM_Reset_Dialogue_CPU
OF
FSM_Reset_Dialogue_CPU
IS
SIGNAL
state_c
:
state_Res_Dial
:
=
init_Dial
;
SIGNAL
state_temp
:
state_Res_Dial
:
=
init_Dial
;
BEGIN
state_temp
<=
reset_Dial_state
WHEN
state_c
=
init_Dial
AND
(
R
=
'1'
)
else
init_Dial
WHEN
state_c
=
init_Dial
else
init_Dial
WHEN
state_c
=
reset_Dial_state
AND
(
R
=
'0'
)
else
reset_Dial_state
WHEN
state_c
=
reset_Dial_state
AND
(
R
=
'1'
)
else
init_Dial
;
Attribution_etat
:
PROCESS
(
CS
)
BEGIN
IF
(
CS
=
'1'
)
THEN
state_c
<=
state_temp
;
END
IF
;
END
PROCESS
;
Sortie_etat
:
PROCESS
(
state_c
,
R
)
BEGIN
CASE
state_c
IS
WHEN
init_Dial
=>
NULL
;
WHEN
reset_Dial_state
=>
Rd
<=
R
;
WHEN
Others
=>
NULL
;
END
CASE
;
END
PROCESS
;
END
Arch_FSM_Reset_Dialogue_CPU
;
\ No newline at end of file
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment