Skip to content
Snippets Groups Projects
Commit 84c40210 authored by Bourgoin Thomas's avatar Bourgoin Thomas
Browse files

Add README.md

parent a8840a8b
Branches Quentin
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
Showing
with 3 additions and 0 deletions
README.md 0 → 100644
+ 3
− 0
View file @ 84c40210
VHDL project from S8.
The goal was to create a simple timer8254 and implement the design on a FPGA (DE10lite)
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment